
p
ll
s
-
s
M
T
6 - 40
HMC703LP4E
v02.0813
8 GHz fractional syntHesizer
For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824
978-250-3343 978-250-3373 fax Order On-line at www.hittite.com
Application Support: pll@hittite.com
Typical HMC Open Mode serial port operation can be run with sCK at speeds up to 50 MHz.
serial Port HMc Mode Details
Typical serial port HMC Mode operation can be run with sCK at speeds up to 50MHz.
HMc Mode - serial Port Write operation
AVDD = DVDD = 3.3V +/-10%, AGND = DGND = 0V
table 9. sPi HMc Mode - Write timing characteristics
Parameter
Conditions
Min.
Typ.
Max.
Units
t1
t2
t3
t4
t5
sEN to sCK setup time
sDI to sCK setup time
sCK to sDI hold time
sEN low duration
sCK to sEN fall
Max sPI Clock Frequency
8
3
20
10
50
nsec
MHz
A typical HMC Mode WRITE cycle is shown in
Figure 41.a. The Master (host) both asserts sEN (serial Port Enable) and clears sDI to indicate a WRITE cycle,
followed by a rising edge of sCK.
b. The slave (synthesizer) reads sDI on the 1st rising edge of sCK after sEN. sDI low indicates a Write
cycle (/WR).
c. Host places the six address bits on the next six falling edges of sCK, MsB first.
d. slave shifts the address bits in the next six rising edges of sCK (2-7).
e. Host places the 24 data bits on the next 24 falling edges of sCK, MsB first.
f.
slave shifts the data bits on the next 24 rising edges of sCK (8-31).
g. The data is registered into the chip on the 32nd rising edge of sCK.
h. sEN is cleared after a minimum delay of t5. This completes the write cycle.
Figure 41. Serial Port Timing Diagram - HMC Mode WRITE